(Q175376)

English

logical effort

straightforward technique used to estimate delay in a CMOS circuit

Statements

0 references
0 references
0 references

Identifiers

 
edit
    edit
      edit
        edit
          edit
            edit
              edit
                edit